

## CLAIMS

1       1. (currently amended) A clock generator, comprising:

2        (a) a phase detector;

3        (b) a counter;

4        (c) clock-generation circuitry; and

5        (d) a programmable lock detection and correction (PLDC) circuit, wherein:

6           the clock-generation circuitry is adapted to generate a plurality of clock signals having different  
7           relative phases based on a count value received from the counter;

8           the counter is adapted to accumulate digital control signals received from the phase detector in  
9           order to generate the count value;

10          the phase detector is adapted to compare a reference clock signal to a feedback signal derived  
11          from one of the clock signals generated by the clock-generation circuitry in order to generate the digital  
12          control signals for the counter;

13           the PLDC circuit receives an input control signal specifying one of a plurality of different  
14           possible input control values, each input control value corresponding to one of a plurality of different  
15           possible programmable accuracy levels; and

16           the PLDC circuit is adapted to determine (1) whether operations of the clock generator have  
17          settled to a stable operating point to within [[a]] the programmable accuracy level corresponding to the  
18          input control value specified by the input control signal and (2) whether the stable operating point  
19          corresponds to a proper lock state for the clock generator.

1       2. (original) The invention of claim 1, wherein:

2           the clock-generation circuitry is a digitally controlled, multiple-tap delay line; and

3           the phase detector, counter, and clock-generation circuitry form a delay-locked loop.

1       3. (currently amended) The invention of claim 1, wherein the PLDC circuit comprises:

2           a count check circuit adapted to compare the difference between count values over a specified  
3           time period to [[an]] the input control value corresponding to the user-programmable programmable  
4           accuracy level to determine whether or not the operations of the clock generator have settled to a stable  
5           operating point; and

6           a phase check circuit adapted to compare the reference clock to the two or more clock signals  
7           from the clock-generation circuitry to determine whether or not the stable operating point corresponds to  
8           a proper lock state for the clock generator.

1       4. (original) The invention of claim 3, wherein the specified time period is programmable

2           and the count value is based on a counter step size that is programmable.

1       5. (original) The invention of claim 3, wherein the phase check circuit performs its

2           operations only after the count check circuit has determined that the operations of the clock generator  
3           have settled to a stable operating point.

1       6. (original) The invention of claim 3, wherein the count check circuit compares the count

2           value at two or more instances during the specified period to compute difference values, wherein when  
3           substantially all difference values are less than or equal to the control value for the comparisons during  
4           the specified period, an enable signal is asserted toward the phase check circuit, the signal indicating to  
5           the phase check circuit that the operations of the clock generator have settled to a stable operating point.

1        7. (original) The invention of claim 3, wherein the phase check circuit includes:  
2            a first block of combinatorial logic adapted to determine the state of a LOCKED output signal  
3            from a first flip-flop based on a first Boolean function of the two or more clock signals, wherein when  
4            the waveform relationships of the two or more clock signals indicate that the feedback signal is of  
5            substantially the same period as the reference clock, LOCKED is asserted TRUE;  
6            a second block of combinatorial logic adapted to determine the state of a LOOPRESET output  
7            signal from a second flip-flop based on a second Boolean function of the two or more clock signals,  
8            wherein when the waveform relationships of the two or more clock signals indicate that the feedback  
9            signal is not of substantially the same period as the reference clock, LOOPRESET is asserted TRUE; and  
10           a third block of combinatorial logic adapted to determine a clear signal for the first and second  
11           flip-flops based on a third Boolean function of an enable signal and a reset signal.

1        8. (original) The invention of claim 1, wherein the PLDC generates a control signal that  
2           causes the counter to reset the count value when the PLDC determines that the stable operating point  
3           corresponds to an improper lock state for the clock generator.

1        9. (currently amended) A programmable lock detection and correction (PLDC) circuit for a  
2           multiphase clock generator (MCG), the PLDC circuit comprising:  
3           circuitry that receives an input control signal specifying one of a plurality of different possible  
4           input control values, each input control value corresponding to one of a plurality of different possible  
5           programmable accuracy levels;  
6           circuitry adapted to determine whether operations of the MCG have settled to a stable operating  
7           point to within [[a]] the programmable accuracy level corresponding to the input control value specified  
8           by the input control signal; and  
9           circuitry adapted to determine whether the stable operating point corresponds to a proper lock  
10           state for the MCG.

1        10. (original) The invention of claim 9, wherein the MCG comprises a phase detector; a  
2           counter; and clock-generation circuitry, wherein:  
3           the clock-generation circuitry is adapted to generate a plurality of clock signals having different  
4           relative phases based on a count value received from the counter;  
5           the counter is adapted to accumulate digital control signals received from the phase detector in  
6           order to generate the count value;  
7           the phase detector is adapted to compare a reference clock signal to a feedback signal derived  
8           from one of the clock signals generated by the clock-generation circuitry in order to generate the digital  
9           control signals for the counter.

1        11. (original) The invention of claim 10, wherein:  
2           the clock-generation circuitry is a digitally controlled, multiple-tap delay line; and  
3           the phase detector, counter, and clock-generation circuitry form a delay-locked loop.

1        12. (currently amended) The invention of claim 10, wherein the PLDC circuit comprises:  
2           a count check circuit adapted to compare the difference between count values over a specified  
3           time period to [[an]] the input control value corresponding to the user-programmable programmable  
4           accuracy level to determine whether or not the operations of the clock generator have settled to a stable  
5           operating point; and  
6           a phase check circuit adapted to compare the reference clock to the two or more clock signals  
7           from the clock-generation circuitry to determine whether or not the stable operating point corresponds to  
8           a proper lock state for the clock generator.

1           13. (original) The invention of claim 12, wherein the specified time period is programmable.

1           14. (original) The invention of claim 13, wherein the count value is based on a counter step  
2 size that is programmable.

1           15. (original) The invention of claim 12, wherein the phase check circuit performs its  
2 operations only after the count check circuit has determined that the operations of the clock generator  
3 have settled to a stable operating point.

1           16. (original) The invention of claim 12, wherein the count check circuit compares the count  
2 value at two or more instances during the specified period to compute difference values, wherein when  
3 substantially all difference values are less than or equal to the control value for the comparisons during  
4 the specified period, an enable signal is asserted toward the phase check circuit, the signal indicating to  
5 the phase check circuit that the operations of the clock generator have settled to a stable operating point.

1           17. (original) The invention of claim 12, wherein the phase check circuit includes:

2           a first block of combinatorial logic adapted to determine the state of a LOCKED output signal  
3 from a first flip-flop based on a first Boolean function of the two or more clock signals, wherein when  
4 the waveform relationships of the two or more clock signals indicate that the feedback signal is of  
5 substantially the same period as the reference clock, LOCKED is asserted TRUE;

6           a second block of combinatorial logic adapted to determine the state of a LOOPRESET output  
7 signal from a second flip-flop based on a second Boolean function of the two or more clock signals,  
8 wherein when the waveform relationships of the two or more clock signals indicate that the feedback  
9 signal is not of substantially the same period as the reference clock, LOOPRESET is asserted TRUE; and

10           a third block of combinatorial logic adapted to determine a clear signal for the first and second  
11 flip-flops based on a third Boolean function of an enable signal and a reset signal.

1           18. (currently amended) The invention of claim [[12]] 10, wherein the PLDC generates a  
2 control signal that causes the counter to reset the count value when the PLDC determines that the stable  
3 operating point corresponds to an improper lock state for the clock generator.

1           19. (currently amended) A method for monitoring operations of a multiphase clock  
2 generator (MCG), comprising:

3           receiving an input control signal specifying one of a plurality of different possible input control  
4 values, each input control value corresponding to one of a plurality of different possible programmable  
5 accuracy levels;

6           determining whether operations of the MCG have settled to a stable operating point to within  
7 [[a]] the programmable accuracy level corresponding to the input control value specified by the input  
8 control signal; and

9           determining whether the stable operating point corresponds to a proper lock state for the MCG.

1           20. (currently amended) The invention of claim 19, wherein the MCG comprises:

2           (a) a phase detector;

3           (b) a counter;

4           (c) clock-generation circuitry; and

5           (d) a programmable lock detection and correction (PLDC) circuit, wherein:

6           the clock-generation circuitry is adapted to generate at least one output clock signal having a  
7 relative phase based on a count value received from the counter;

8           the counter is adapted to accumulate digital control signals received from the phase detector in  
9 order to generate the count value;

10           the phase detector is adapted to compare a reference clock signal to a feedback signal output  
11           from the clock-generation circuitry in order to generate the digital control signals for the counter; and  
12           the PLDC circuit is adapted to determine (1) whether operations of the clock generator have  
13           settled to a stable operating point to within [[a]] the programmable accuracy level and (2) whether the  
14           stable operating point corresponds to a proper lock state for the clock generator, wherein the determining  
15           involves comparing the count to a lower and upper count bound and resetting the counter to a starting  
16           count value if the count is less than the lower count bound or is greater than the upper count bound.

1           21. (original) A programmable lock detection and correction (PLDC) circuit for a  
2           multiphase clock generator (MCG), the PLDC circuit comprising:  
3            a count check circuit adapted to compare a difference between count values within the MCG to  
4            an input control value corresponding to a user-programmable accuracy level to determine whether the  
5            MCG has settled to a stable operating point; and  
6            a phase check circuit adapted to compare a reference clock for the MCG to two or more clock  
7            signals generated by the MCG to determine whether the stable operating point corresponds to a proper  
8            lock state for the MCG.